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Motivated by the need to grow fast high processes both applicable for 300 mm 
quality virtual substrates (VS) for strained Si wafers: the LEPC (low energy plasma clean- 
/ SiGe channels or for Ge/GaAs applications, ing) process, a dry low temperature (-$--150 
Unaxis Semiconductors has developed low “C) process for wafer cleaning before epitax- 
energy plasma processes (LEPP) which are ial growth (pre-epi clean), and the LEPECVD 
running on a new LEPP 300 cluster tool. The (low energy plasma enhanced CVD), a depo- 
system combines the utilisation of plasma 
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sition process which allows deposition rates 
for pre-epi clean and for epitaxial growth in in the range between 0.01 rim/s and several 
UIlaXk a production system. It consists of two new nm /s at 55oOC. 
Low energy plasma 
processing (LEPP) for 
SiGe applications 
Homo epitaxial growth at low temperatures on 
silicon substrates Low temperature epi growth is 
an important issue in Si and SiGe technology. 
Usually, there is a tradeoff between substrate tem- 
perature (deposition rate) and material properties 
of the deposited layers (morphology, islanding, 
pseudomorphic or relaxed growth, Ge segregation 
and diffusion, dopant incorporation).The optimi- 
sation of this process depends strongly on the Ge 
concentrations of the layers to be produced.The 
utilisation of plasma enhancement allows higher 
Figure 1. The wafer reaches 
the required process tempera- 
ture of 550°C in less than 
two minutes deposition rates at lower temperatures. 
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However, for epilayers the energy of the particles 
in the plasma must be controlled to prevent 
damage to the single crystalline structure of the 
wafer surface. Homo epitaxial growth is very sen- 
sitive to this if it is performed at low tempera- 
tures and best demonstrates the capabilities of 
this processThe process approach to growing 
homo and hetero epitaxial layers on silicon 
wafers is based on a process sequence consisting 
of only two process steps. 
The wafers are loaded from the supplier’s wafer 
box to the cassette of the handling system. No 
prior wet chemical treatment of the wafers is 
required (such as RCA cleaning or HF dip).The 
wafer is then transferred from the cassette sta- 
tion to the LEPC module.The LEPP 300 system 
has a GX 8000 Brooks handling platform for 
wafer transport between cassette stations and 
the different modules. During the first process 
step in the LEPC module, the wafer is cleaned in 
an argon/hydrogen plasma at temperatures 
below lOO”C.Typical process parameters for this 
step are argon and hydrogen flows of about 100 
seem, a discharge current of 50 A and low dis- 
charge voltages of about 20 VThe working pres- 
sure is in the lo- 3 mbar range. 
The time to clean the wafer from the protective 
oxide is about 120 s.After cleaning, the wafer is 
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transferred to the LEPECVD module onto the 
wafer heater being already at temperatures 
between 400°C and 5OO”C.The wafer is reaching 
the required process temperature of 550°C in 
less than two minutes (see Figure 1) and the 
plasma is initiated.Thanks to the low energy 
characteristics of the plasma, the wafer can be 
directly exposed to the plasma.This increases the 
hydrogen desorption and the surface mobility of 
the atoms during the deposition process. In addi- 
tion, the high electron density in the discharge 
has a 50 A discharge current, which helps to dis 
sociate the precursors efficiently. 
This ensures high deposition rates and increases 
the utilisation of the precursors, which is of par- 
ticular importance for expensive gases like ger- 
mane. In a typical deposition process the working 
gas flow (argon) is 80 seem and the discharge 
current 150 A at a discharge voltage below 20 V 
The wafer is heated to a temperature of about 
550°C and the reactive gas flow (only silane in 
this case) is 90 seem. Homo epitaxial growth 
with rates of 2.5 rim/s are routinely obtained 
under these conditions. Figure 2 shows a SEM 
photograph of the cross section of an Si epilayer. 
The thickness of this layer is about 1.0 pm.There 
is, as expected, no indication of an interface in 
the SEM photograph and no difference in mor- 
phology between the epilayer and the wafer. 
The x-ray rocking curve of the (004) reflex of 
this epilayer is shown in comparison to the cor- 
responding reflex of the bare wafer in Figure 3. 
This intensity measurement demonstrates the 
good quality of the epilayer.Although 
Figure 2. SEM photograph of 
the cross section of an 5 epi- 
layer. The thickness of this 
/ayer is about 1 0 pm. 
Rutherford Backscattering Spectroscopy (RBS) 
channeling is not as sensitive as high resolution 
x-ray diffraction measurements, it gives inde- 
pendent information about epilayer growth. 
Figure 4 compares the yield of the backscat- 
tered He nuclei at 2 MeV incident energy for 
the random and aligned orientation of the epi- 
layer sample.The minimum yield for the spec- 
Figure 3. The x-ray rocking 
curve of the (004) reflex of 
the epilayer is shown in com- 
parison to the correspondinq 
trum obtained for the aligned sample position is reflex of the bare wafer: - 
dTheta [degree] + 03SUBST.DAT 
X CB3W59.DAT 
Figure 4. Comparison of the 
yield of the backscattered He 
nuclei at 2 MeV incident 
energy for the random and 
aligned orientation of the 
epilayer sample. 
Figure 5. RBS spectrum 
of a SiGe layer deposited on a 
silicon wafer. 
Figure 6. ERD spectrum for 
the same sample. 
about 4%, which confirms good epilayer 
growth. We believe this is the first time a two 
step dry process sequence for wafer tempera- 
tures below 600°C homo epitaxial layer growth 
has been realized in a production tool. 
Comparison of LEPECVD growth rates with 
state-of-the-art LPCVD and UHVCVD processes 
In SiGe technology, low temperatures during 
epitaxial growth are mandatory.Although the 
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addition of germane increases the deposition 
rates for SiGe layer growth at lower tempera- 
tures, existing technologies such as LPCVD and 
UHVCVD cannot fulfill the requirements for the 
economical production of thick graded buffers 
with high germanium concentrations. The com- 
parison of the deposition rates for homo epitax- 
ial growth utilising silane as the precursor is 
especially impressive.The deposition rate for 
the batch-type UHVCVD process at 550°C with 
a silane flow of 50 seem is 0.5 nm/min. In 
LPCVD, a single wafer process, homo epitaxial 
growth rates at 650°C are 0.3 nm/min (typical 
deposition at lOOTorr, 0.05 slm SiH4,35 slm 
H2).With the 2.5 rim/s deposition rates already 
realized, the single wafer LEPP has 250 to 400 
times higher deposition rates than conventional 
technology for this application. 
Deposition of amorphous SiGe (a-SiGe:H) layers 
at very low temperatures Although the objec- 
tive of the LEPP process development is low 
temperature epi growth of Si and SiGe, amor- 
phous layers of SiGe may have a great potential 
in future CMOS technology and for MEMS appli- 
cations.Therefore, we performed a short 
process development, for a-SiGe:H layers during 
the startup of the LEPP 300 system.The inten- 
tion was to calibrate gas flows for the Ge incor- 
poration in the SiGe layers at very low wafer 
temperatureswe used pure SiH4 and 5% GeH4 
diluted in He as precursors for the deposition. 
For a constant flow of SiH4, the flow of the 
diluted GeH4 was varied between 10 seem and 
100 seem. 
Layers of about 100 nm thickness were deposit- 
ed on silicon wafers which were cleaned by 
LEPC.The stoichiometry of the as-deposited lay- 
ers was measured by RBS. In Figure 5, an RBS 
spectrum of a SiGe layer deposited on a silicon 
wafer is shown.This layer was deposited at a 
wafer temperature of about 80°C utilising a SiH4 
flow of 50 seem and an effective GeH4 flow of 5 
sccm.The discharge current was set to 60 A. 
Under these conditions, a 20% concentration of 
germanium was obtained in the layer. Based on 
the flow ratio and our experience for epitaxial 
growth, only 9% Ge concentration would have 
been expected. 
To explain the reason for this deviation, an 
Elastic Recoil Detection (ERD) analysis was per- 
formed for the amorphous SiGe films to deter- 
mine the hydrogen concentrations in the layers. 
In Figure 6, an ERD spectrum is shown for the 
same sample. The comparison between the 
hydrogen depth profile and the mica standard 
allows an estimation of 21% hydrogen atoms in 
the layer.This gives some explanation for the 
deviation of the Ge concentration from the 
“theoretical” value.The calibration of the Ge 
incorporation in the a-SiGe:H layers as a func- 
tion of the GeH4 flow is shown in Figure 7. 
There are two possibilities for reducing the 
hydrogen concentration in the a-SiGe:H films. 
The conventional method is an increase in 
wafer temperature.The other possibility, which 
is unique to our process, is the increase in the 
discharge current, i.e., the enhancement of the 
dissociation of the precursors and hydrogen 
desorption during deposition. 
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There are different levels of specifications 
which need to be met in the coming months. 
Future objectives for the process development The initial specifications for the first level are 
of LEPP 300 VS with different Ge concentrations listed in Table 1 .The wafer sizes for the process 
of up to 100% are the main objectives for the development are 300mm for VS to support 
process development on the LEPP 300 tool.At device development in the HeteroCMOS market 
Unaxis Semiconductors, this will be accompa- 200 mm wafer sizes will be used for pure Ge lay- 
nied by an assessment on a beta-site system at a ers and as substrates for hetero epitaxial growth 
customer starting the second half of this year. of GaAs on Ge. 
figure 7. Calibration of the 
Ge incorporation in the 
a-.SiGe:H /avers as a function 
of the GeHi flow 
UMS, your leading GaAs Foundry, is the key supplier 
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